UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor bistromath
Visitor
3,264 Views
Registered: ‎09-03-2010

DDR3 on bank 33 on XC7Z020-CLG484

Hi there,

 

I'm trying to use MIG within PlanAhead to generate a single-bank 16-bit DDR3L interface using MT41K128M16XX-15E as the RAM. I'm running into trouble, though -- when I get to bank selection, banks 13 and 33 are grayed-out. And if I try to manually specify the pinout, I get an error saying:

 

ERROR : The Bank No 33 is not compatible across all the selected devices.

 

INFO : Cannot verify further unless the existing errors are resolved.

 

I can't find anywhere in the documentation which states that bank 33 is off-limits for use with DDR3 SDRAM. Any suggestions?

 

Thanks!

Nick

0 Kudos
1 Reply
Visitor bistromath
Visitor
3,260 Views
Registered: ‎09-03-2010

Re: DDR3 on bank 33 on XC7Z020-CLG484

Answering my own question for future readers:

 

The "pin-compatible devices" box on the first page of MIG was checked, leading to generation for XC7Z010 -- which doesn't have banks 33/13. Uncheck the box and everything works OK.

 

--n

0 Kudos