UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie nevcivan3
Newbie
119 Views
Registered: ‎10-15-2012

ML605 Clock SideBand Problem

Hi,

My problem is about Clock glitch or sideband. ML605 Evalboard clock output has glitch like "Picture 1"

How can i eliminate this glitch?

Summary of my setup, AD9523 Clock Generator output is connected to ML605 Differential Input pin. 

ML605 output is connected to spectrum analyzer. All my signal define LVDS

Best Regards

Tags (3)
clockGlitch_1.JPG
clockGlitch_2.JPG
0 Kudos
1 Reply
Moderator
Moderator
90 Views
Registered: ‎04-18-2011

Re: ML605 Clock SideBand Problem

Hi @nevcivan3 

there is always the possibiity to add jitter or phase noise to the clock. 

It could be that there is a lot of switching going on in the FPGA and the noise on VCCINT is getting coupled onto the clock. 

What design is running on the FPGA?

Can you run a cut down design with not a lot switching going on? 

You could look at using a PLL or MMCM to try filter some of the jitter... 

If this is a big design then you could look at switching some of the design on a different clock edge that would reduce the noise on VCCINT... 

What does this clock look like in the time domain in each case?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos