UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
3,813 Views
Registered: ‎11-04-2009

VC707 Xapp524

Hello,

 

I am trying to deserialize data from an ADC (FMC116 - 125MHz) using the Xapp524 application note.

 

At this time the only timing constraint applied is

 

NET "*BitClk_MonClkOut" TNM_NET = DCO2;
TIMESPEC TS_DCO2 = PERIOD "DCO2" 500 MHz HIGH 50%;

NET "*BitClk_MonClkOut" TNM_NET = DCO3;
TIMESPEC TS_DCO3 = PERIOD "DCO2" 500 MHz HIGH 50%;

 

For the two high speed clocks of the two 4 channels ADCs out of the four provided in FMC116.

 

While I am getting correct data from the 1st ADC the 2nd sometimes gives me instead of pattern "0011100011100011" the value "1100111000111000".

 

Do you have any recommendations about additional constraints that may i would have to use?

 

Regards,

 

Lefteris

0 Kudos