UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ehsanfalahi
Visitor
8,480 Views
Registered: ‎08-12-2012

Virtex-7 architecture

i want to know "switch matrix" architecture in vertix-7  and i want to know what the difference between switch matrix in virtex-7 and switch box in older FPGAs

0 Kudos
15 Replies
Scholar austin
Scholar
8,479 Views
Registered: ‎02-27-2008

Re: Virtex-7 architecture

e,

 

Well, you can look in FPGA_Editor.  Remember that FPGA_Editor is a software programmer's fantasy of what the hardware looks like, so do not take it literally.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Visitor ehsanfalahi
Visitor
8,472 Views
Registered: ‎08-12-2012

Re: Virtex-7 architecture

i can't use this software. can you help me?
0 Kudos
Xilinx Employee
Xilinx Employee
8,471 Views
Registered: ‎10-11-2007

Re: Virtex-7 architecture

We should probably ask what it is that the customer is concerned about. There is a lot of detail in the "bowls" of interconnect and input muxing which the customer wouldn't understand if we simply give them engineering style explanations. And they shouldn't really care about those anyway.

0 Kudos
Visitor ehsanfalahi
Visitor
8,465 Views
Registered: ‎08-12-2012

Re: Virtex-7 architecture


I wanted to know how is the relationship between SLR by the switch box. CLB are connected directly to the SLL or any other?
0 Kudos
Xilinx Employee
Xilinx Employee
8,460 Views
Registered: ‎10-11-2007

Re: Virtex-7 architecture

Is the question how SLRs interconnect and thus CLBs from one SLR are routed to CLBs on another SLR? Then the short answer is that SLLs do not connect directly to CLBs. SLLs do not span the entire SLRs, only the top/bottom reagions in a staggered fashion.  You can find information about how SLRs are interconnected in the below.

 

http://www.xilinx.com/support/documentation/sw_manuals/xilinx2012_2/ug872_largefpga.pdf

0 Kudos
Visitor ehsanfalahi
Visitor
8,457 Views
Registered: ‎08-12-2012

Re: Virtex-7 architecture

i see this document but i don't understand this part:
In Virtex-7 devices, each SLL component spans the vertical length of 50 interconnect tiles (equivalent to 50 Slice components). This is exactly the height of one clock region in Xilinx
7 series FPGA devices.
0 Kudos
Xilinx Employee
Xilinx Employee
8,455 Views
Registered: ‎10-11-2007

Re: Virtex-7 architecture

Why don't you send me an email and we can take this offline.

0 Kudos
Visitor ehsanfalahi
Visitor
8,452 Views
Registered: ‎08-12-2012

Re: Virtex-7 architecture

i don't have your email address
0 Kudos
Visitor ehsanfalahi
Visitor
8,437 Views
Registered: ‎08-12-2012

Re: Virtex-7 architecture

my email address is : ehsanfalahi@gmail.com
0 Kudos
Visitor ehsanfalahi
Visitor
6,165 Views
Registered: ‎08-12-2012

Virtex-7 architecture

i want to know how SLRs are connected to each other with SLL clearly for routing in physical design. for example in 3d FPGA layers are connected by TSVs and 3d Switch box but i don't know in this device how SLRs are connected to each other. Can you send me a figure that show how SLRs connected to each other . and i want to know what is the role of switch matrix in this device because in FPGA editors show that vertical long lines are connected to this switch matrix but i don't know why?

0 Kudos
Visitor ehsanfalahi
Visitor
6,187 Views
Registered: ‎08-12-2012

virtex-7

i need to know details about thevirtex-7 's  architecture. who can help me?

Tags (1)
0 Kudos
Moderator
Moderator
6,185 Views
Registered: ‎01-15-2008

Re: virtex-7

Hi,

 

you can check the following link for most of the documents on Virtex-7 architecture details

http://www.xilinx.com/support/documentation/7_series_user_guides.htm

 

Regards

Krishna

0 Kudos
Visitor ehsanfalahi
Visitor
6,169 Views
Registered: ‎08-12-2012

Re: virtex-7

i see this document but in this document i cannot find any details about architecture
0 Kudos
Scholar austin
Scholar
6,167 Views
Registered: ‎02-27-2008

Re: virtex-7

There are many places to find architecture information,

 

Look at patents at the USPTO.

 

Look at papers published at conferences:

 

http://forums.xilinx.com/t5/PLD-Blog/The-25-Best-Papers-from-FPGA/ba-p/235040

 

along with papers on ACM, and IEEE.

 

Look at the Xilinx documentation.

 

Bascially, we have no interest in helping with your research:  you have to do it, all by yourself (no one will do it for you).  This presumes you are a student, and you have either chosen to do this, or was assigned it to do.

 

If this is a commercial application, a call to your local Xilinx Field Applications Engineer (FAE) will get all your questions answered.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
Visitor ehsanfalahi
Visitor
6,090 Views
Registered: ‎08-12-2012

virtex-7

Hi

 

my project is about developing a three dimensional physical design tool (TPR) based on SSI technology. thus for routing

and placement,  i need information about how to connect SLRs by SLLs that i cannot find it in Xilinx 's documentation.

who can help me?

0 Kudos