UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer david.krolik
Observer
51 Views
Registered: ‎08-20-2019

DMA/Bridge subsystem for PCI Express drops blocks of data

Hi,

 

I'm currently using the DMA/Bridge subsystem for PCI Express (4.1) in Vivado 2019.1 on a Zynq Ultrscale + board (attached). My host machine is reading data from my fpga design fine although blocks of data go missing time to time? I know this as I am passing incrementing data from the fpga to host machine application. See design attached. Any debugging ideas welcome. I am using the driver from here on the host machine: https://www.xilinx.com/support/answers/65444.html

Thank you for any help in advance.

0 Kudos