UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor asi_ka
Visitor
283 Views
Registered: ‎05-10-2017

Hardcode power limit value for PCIe core

In the docs I can see that we can set the power limit value/scale in "device capabilities register" through the configuration interface. I was wondering if it's possible to hard code the value at synthesis time as a parameter to the module.

0 Kudos
1 Reply
Moderator
Moderator
262 Views
Registered: ‎02-16-2010

Re: Hardcode power limit value for PCIe core

With UltraScale+ PCIe IP, I can find that there are two signals that can help with your requirement --cfg_msg_transmit_type, cfg_msg_transmit_data.

Please check the description of these signals in PG213.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos