UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor tharvid
Visitor
7,320 Views
Registered: ‎04-04-2014

One lane Endpoint on Kintex 7

Hello!

 

I am trying to get a working one lane endpoint PCIe on a XC7K325TFFG900-2.

My main question now is about the choice of lane. I want to use X0Y0 (lane 7). Is it at all possible to use lane 7 when using one lane PCIe? we already have a board with these connections and i am trying to get it to work. I have made the constraints so that channel X0Y0 is used, but i don't get any response from the FPGA when running it on the board (With a Freescale P1013).

Is it because it's not even possible to use lane 7 in one lane mode or can i go on and solve this?

 

Regards,

Thomas

0 Kudos