UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

PCI Express Example

Highlighted
Visitor
Posts: 1
Registered: ‎06-11-2018

PCI Express Example

I am having trouble getting the inputs of the 7 Series Integrated Block for PCI Express example to have any influence on the outputs. This is an example that is part of the Vivado IP Catalog under Standard Bus Interfaces. When I don't change anything the default for the inputs cor_pci_exp_rxp and cor_pci_exp_rxn are 'U' and the outputs cor_pci_exp_txp and cor_pci_exp_txn change independently. I can not determine what is causing them to change since the inputs are just 'U'. If I try and force the inputs to be just B"1" in the simulation source files the inputs are still 'U' in the simulation file.  Can someone please explain to me what I should be doing to send data through the PCI Express?

 

Simulation.PNG

 

Product family: Artix-7

Project part:  xc7a200ftbg484-1

Target language: VHDL