12-06-2018 01:18 AM
I encounter a PCIe training fail issue for Artix 7A50T. The target PCIe implementation is Gen2x4. The boards plugging into some MBs can be identified as PCIe gen2x4 device. But Some MBs identify it as Gen1x4 or no pcie device.
I had seen https://www.xilinx.com/support/answers/56616.html and captured some information:
1. Does card is in the normal operation when LTSSM state is 16 -> 1c -> 1d -> 20 -> 16 repeatedly.
2. When triger on LTSSM is 0x1E, we got below picture and RXCDRLOCK will become low when LTSSM is in 0x1F. Is it normal?
12-06-2018 01:55 AM
Please see below picture. RXDATA has data bc,4a,00,00,8e,64,4a,00,4a,4a....repeatly. Does 8E(bit7 is 1) mean MB ask to change speed? And who bit 3 is 1. According to the second picture, bit3-5 should be 0.
12-06-2018 01:59 AM
And what transceiver's parameters I can modify directly to improve link training issue? Customer said to capture this data don't help anymore. He wants to modify transceiver's parameters directly.
12-06-2018 06:43 PM
LTSSM will goes to 16 and back to recovery again to change the speed and then it will go to 16 the second time to be stable in Gen2 Speed
can you check if rxstatus is always 47474 (not 0) it means there might be some SI issue
make sure the clock is sync to the link partiner
make sure the eye diagram is good