UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor asi_ka
Visitor
1,704 Views
Registered: ‎05-10-2017

PCIe on Ultrascale+ VU9P not delivering TLPs

I'm using a bittware board with VU9P on it. The integrated pcie IP synthesizes fine, and the card shows up in lspci. However I do not receive any data on the m_axis_cq interface. The valid bit never goes high, and the data line does not toggle. I'm using a very similar sw code from my ultrascale setup, so I'm confident about the software side.

 

Any help is appreciated.

0 Kudos
1 Reply
Visitor asi_ka
Visitor
1,623 Views
Registered: ‎05-10-2017

Re: PCIe on Ultrascale+ VU9P not delivering TLPs

Unfortunately it's more and more looking like a synthesis/hard logic bug. I'm using Vivado 2017.1.  I've narrowed it down to the BAR I'm sending the data to. I have two 32-bit bars, and two 64-bit prefetchable bars. The data shows up when I send it to 32-bit bars, but not when I send it to the 64-bit bars.

 

For now I'm simply going to use only 32-bit bars.

0 Kudos