UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor nikeeag
Visitor
190 Views
Registered: ‎02-28-2019

ZCU106 - PCIE Root Port Support for Male PCIE Slot

Hi,

We are stuck with Male PCIE Header on ZCU106 board. We understand that it acts as an Endpoint. My question is - Is there any way we can configure it as a root port?

We want to finally connect an SSD to it(this male header through maybe some connector/adaptor) and we cannot use the FMC port 0 because we may be using it  for connecting another FPGA board.

Thanks and Regards

Nikesh

Tags (3)
0 Kudos
5 Replies
Xilinx Employee
Xilinx Employee
179 Views
Registered: ‎08-07-2007

回复: ZCU106 - PCIE Root Port Support for Male PCIE Slot

hi @nikeeag 

 

you can google 'pcie female to female' and something like this may work. 

https://www.aliexpress.com/item/pci-e-Extender-4x-to-4x-Female-to-Female-Extension-pcie-x4-riser-adapter-Cable-cord/32850079888.html

 

Can the SSD clock by itself or requires external clocking?

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Visitor nikeeag
Visitor
171 Views
Registered: ‎02-28-2019

回复: ZCU106 - PCIE Root Port Support for Male PCIE Slot

Thanks Borisq.

Let's say I use the connector shared by you, if we want to connect a HHHL SSD Gen3x4, can the FPGA provide both power and clock to this?

By the way, my earlier question - Can this port be connected as Root or Bridge Port?

Thanks again !!

0 Kudos
Xilinx Employee
Xilinx Employee
160 Views
Registered: ‎08-07-2007

回复: ZCU106 - PCIE Root Port Support for Male PCIE Slot

hi @nikeeag 

 

I'm afraid the connector only provides data connection. For power and clock, you need to find other ways.

from FPGA side, the pcie port can be configured to either EP or RP.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Visitor nikeeag
Visitor
150 Views
Registered: ‎02-28-2019

回复: ZCU106 - PCIE Root Port Support for Male PCIE Slot

Boris,

Thanks again. Is there any example design which can come close to what we are discussing here?

It will be great if I can get some reference to fall back upon.

Regards

Nikesh

0 Kudos
Xilinx Employee
Xilinx Employee
128 Views
Registered: ‎08-07-2007

回复: ZCU106 - PCIE Root Port Support for Male PCIE Slot

hi @nikeeag 

 

I think you can custemize the pcie (either Intergrated Block or AXI Bridge for PCIe) to Root Port mode in Vivado.

A .xci file will be generated.

Then you can right click on the xci file and select Open IP Example Design.

You will have an root port example design.

 

Thanks,

Boris

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos