UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
52 Views
Registered: ‎05-14-2017

choosing PCIe IP for DMA transfer

If I want to perform large PCIe payload transfer using DMA function on an Ultrascale FPGA,

do I have to use the DMA/Bridge Subsystem IP or does the Integrated Block for PCIe also work.

0 Kudos