UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor tristan.qiu
Visitor
743 Views
Registered: ‎05-30-2018

2% duty cycle in XDMA performance testing

Jump to solution

I am trying to follow a very similar design as instructed in https://www.xilinx.com/video/technology/dma-for-pci-express.html with AR65444 sw toolkit.

 

Card is recognized, run_test passed, everything looks okay. Except that performance_hwcount script only gives me 2% duty cycle compared with 87% achieved in https://www.xilinx.com/video/technology/getting-the-best-performance-with-dma-for-pci-express.html . Strangely, it prints the data rate only as *****. However, I can compute it as: 5G*4*2%/8=50MBps!

 

I used lspci command to check the link status:

x4 lines, Gen 1 speed, MPS 256B, MRRS 512B, also changed the transfer size to 32K in the performance_hwcount.

The IP has 2 channels for C2H and H2C, respectively.

 

Linux OS is Ubuntu 14.04; board is ZC706; Vivado is 2017.4 and XDMA IP version is 70325 (patch for 2017.4)

 

The configuration is not that high but it looks okay, right?

2% is too low !!!

 

Is there anyone can help me?

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
760 Views
Registered: ‎08-02-2007

回复: 2% duty cycle in XDMA performance testing

Jump to solution

please try to use axi interconnect instead of smartconnct

try to change the offset of axi address

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
727 Views
Registered: ‎08-02-2007

回复: 2% duty cycle in XDMA performance testing

Jump to solution

is it C2H or H2C, maybe you can insert ILA to check if any signal (ready、valid for example ) is not asserted as expected

 

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Visitor tristan.qiu
Visitor
718 Views
Registered: ‎05-30-2018

回复: 2% duty cycle in XDMA performance testing

Jump to solution

It is C2H.

 

As for H2C, it shows:

data transferred = 0 bytes

perf.clock_cycle_count=0

perf.data_cycle_count=0

?!?!!!!!!

 

How come?!

0 Kudos
Xilinx Employee
Xilinx Employee
761 Views
Registered: ‎08-02-2007

回复: 2% duty cycle in XDMA performance testing

Jump to solution

please try to use axi interconnect instead of smartconnct

try to change the offset of axi address

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

0 Kudos