UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Anonymous
Not applicable
1,200 Views

AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution

Hello,


I would like to know which clock source may I use to connect sys_clk and sys_clk_gt of an AXI bridge PCIe IP core ?

Is it possible to connect this two clock to the same 100 MHz internel clock generated from the zynq US+ mpsoc (IOPLL) ?

 

Thanks

H.K

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
1,425 Views
Registered: ‎02-16-2010

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution
Please refer to Table 2-2 of PG194.
sys_clk --
UltraScale+: Dynamic reconfiguration port (DRP) Clock
and Internal System Clock (Half frequency from
sys_clk_gt frequency if PCIe Reference Clock is 250 MHz,
otherwise same frequency as sys_clk_gt frequency).
Should be driven by the ODIV2 port of reference clock
IBUFDS_GTE4.

sys_clk_gt --
UltraScale+: Should be driven from the O port of
reference clock IBUFDS_GTE4.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

5 Replies
Moderator
Moderator
1,171 Views
Registered: ‎02-16-2010

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution
sys_clk is required to be driven from an oscillator from the board (or) slot clock coming from Root Port. Do you have any of these options with your design?
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Anonymous
Not applicable
1,144 Views

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution

I use a clock (IOPLL) driven from the PS part of zynq ultrascale+

0 Kudos
Moderator
Moderator
1,107 Views
Registered: ‎02-16-2010

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution
IOPLL from PS cannot be used to source sysclk of PCIe.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Anonymous
Not applicable
1,063 Views

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution

what about clk_gt ? can I use IOPLL from PS ?

0 Kudos
Moderator
Moderator
1,426 Views
Registered: ‎02-16-2010

Re: AXI bridge PCIe IP core sys_clk and sys_clk_gt

Jump to solution
Please refer to Table 2-2 of PG194.
sys_clk --
UltraScale+: Dynamic reconfiguration port (DRP) Clock
and Internal System Clock (Half frequency from
sys_clk_gt frequency if PCIe Reference Clock is 250 MHz,
otherwise same frequency as sys_clk_gt frequency).
Should be driven by the ODIV2 port of reference clock
IBUFDS_GTE4.

sys_clk_gt --
UltraScale+: Should be driven from the O port of
reference clock IBUFDS_GTE4.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post