UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer goli12
Observer
2,270 Views
Registered: ‎08-07-2017

Access to custom IP core on ZC706 PCIe endpoint from host

Jump to solution

Below is a ZC706 PCIe endpoint board design. I have attached a slave AXI port to the PS and I was wondering if the host would have access to IP block? I have also included the address map of the system.

 

Cheers

board design 

address

0 Kudos
1 Solution

Accepted Solutions
Observer goli12
Observer
3,974 Views
Registered: ‎08-07-2017

Re: Access to custom IP core on ZC706 PCIe endpoint from host

Jump to solution

I have found that for the host to see the IP, it needs to be the slave of the CDMA core and the PS. The CDMA cannot access to the IP as it is not a master of it. 

0 Kudos
2 Replies
Highlighted
Observer goli12
Observer
2,256 Views
Registered: ‎08-07-2017

Re: Access to custom IP core on ZC706 PCIe endpoint from host

Jump to solution
I should also say that the design is based on XAPP1171
0 Kudos
Observer goli12
Observer
3,975 Views
Registered: ‎08-07-2017

Re: Access to custom IP core on ZC706 PCIe endpoint from host

Jump to solution

I have found that for the host to see the IP, it needs to be the slave of the CDMA core and the PS. The CDMA cannot access to the IP as it is not a master of it. 

0 Kudos