cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
283 Views
Registered: ‎11-05-2018

Connect Each Endpoint to Each Pcie Lane

Jump to solution

Hi,

I am developing custom board with zynq 7030. I want to connect 4 pcie endpoint device to integrated pcie block(zynq is root complex) directly(without any pcie switch)

Can I create multi Pcie bridge in root complex or how can I connect endpoints to one root complex.

 

Thanks four your reply.

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
144 Views
Registered: ‎06-29-2011

Hi @yamak 

I believe this is a duplicate post to the one below which I have responded to.

https://forums.xilinx.com/t5/PCIe-and-CPM/Does-7-Series-Integrated-Block-for-PCI-Express-Core-Support/m-p/1110703/highlight/true#M16550

Response from above post:
No, we do not support multi port Root Port and I have not heard of this. Is this something you have seen in the specification?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

Kind regards,
Gareth

View solution in original post

2 Replies
Highlighted
Visitor
Visitor
214 Views
Registered: ‎11-05-2018

Does anyone have any idea about this issue?

0 Kudos
Highlighted
Moderator
Moderator
145 Views
Registered: ‎06-29-2011

Hi @yamak 

I believe this is a duplicate post to the one below which I have responded to.

https://forums.xilinx.com/t5/PCIe-and-CPM/Does-7-Series-Integrated-Block-for-PCI-Express-Core-Support/m-p/1110703/highlight/true#M16550

Response from above post:
No, we do not support multi port Root Port and I have not heard of this. Is this something you have seen in the specification?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

Kind regards,
Gareth

View solution in original post