UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer wanqingxilinx
Observer
228 Views
Registered: ‎01-22-2008

DMA/Bridge Subsystem for PCI Express v4.0 MSI generation

When I generate the example design for "AXI Bridge for PCI Express Gen3 Subsystem" block, I see that the MSI related input pins (intx_msi_request and msi_vector_num[4:0]) are all tied to ground. Where can I get a simulatable example design containing the MSI? Thanks.

0 Kudos
1 Reply
Highlighted
Observer wanqingxilinx
Observer
226 Views
Registered: ‎01-22-2008

Example Design for AXI Bridge for PCI Express Gen3 Subsystem with MSI

The subject of this thread should read as: Example Design for AXI Bridge for PCI Express Gen3 Subsystem with MSI.

0 Kudos