UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
696 Views
Registered: ‎11-23-2017

DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

Hi experts,

 

What is the difference between "AXI Memory Mapped to PCI Express" and "DMA/Bridge Subsystem for PCI Express"?

What does "AXI Memory Mapped to PCI Express" do?

 

Thanks in advance.

0 Kudos
5 Replies
Xilinx Employee
Xilinx Employee
685 Views
Registered: ‎08-02-2007

回复: DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

AXI Memory Mapped to PCI Express"   Is a PCIE IP with Memory Map interface

For DMA/Bridge Subsystem for PCI Express  ,it could be configured as AXI bridge with Memory Map or Memory stream interface or

a  core with both DMA and PCIE

 

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
Adventurer
Adventurer
683 Views
Registered: ‎11-23-2017

回复: DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

Could you please explain more? It's not clear for me.
0 Kudos
Xilinx Employee
Xilinx Employee
677 Views
Registered: ‎08-02-2007

回复: DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

 DMA/Bridge Subsystem for PCI Express  :

For some device, this core can be configured as DMA+PCIE with AXI stream or memory map interface

for some device, this can be configured as DMA+PCIE with AXI stream/memory map interface   or it can be configured as AXI Bridge with AXI stream/memory map interface

the configuration here means you select different options in the GUI, you can try it and you will get it

 

AXI MM PCIE core is only a AXI Bridge with AXI memory map interface 

 

they all have a PCIE IP inside and they all add some other logic to make user to use the PCIE easiler

 

Regards

Iris

 

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
Adventurer
Adventurer
671 Views
Registered: ‎11-23-2017

回复: DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

So what is an AXI bridge for PCIE? Is it a simple PCIE without DMA capability? (regarding that the DMA+PCIE configuration has an AXI interface too)
0 Kudos
Xilinx Employee
Xilinx Employee
648 Views
Registered: ‎08-02-2007

回复: DMA/Bridge Subsystem for PCI Express v4.0, "usr_irq_ack" behaviour for MSI interrupts

an AXI bridge for PCIE is a PCIE IP but the interface format is not the TLP format as PCIE spec

instead it used the AXI MM or  AXI Memoy Stream interface

it can be easily be connected with other logic//IP with a AXI interface

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------