cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
ouadrani
Contributor
Contributor
2,966 Views
Registered: ‎03-17-2011

Data reading through PCI express

Communication is done from pc to ML506 through pci express and from the ML506 to the PC through the uart.

I use the driver Met to write data from PC to the ML506 .

My design through xps contain :the plbv46 endpoint bridge ,the microblaze and the the ddr2.

Through the hyperterminal when I try to read what I wrote, everything ; from  85C00000 ( base addr ) to 85C007FF is at 0 excepet these adresses  : 

 

The address is 85C00030 and the data is : 107
The address is 85C00031 and the data is : 107
The address is 85C00032 and the data is : 107
The address is 85C00033 and the data is : 107
The address is 85C00034 and the data is : 200
The address is 85C00035 and the data is : 200
The address is 85C00036 and the data is : 200
The address is 85C00037 and the data is : 200
The address is 85C00038 and the data is : 2
The address is 85C00039 and the data is : 2
The address is 85C0003A and the data is : 2
The address is 85C0003B and the data is : 2
The address is 85C0003C and the data is : 60
The address is 85C0003D and the data is : 60
The address is 85C0003E and the data is : 60
The address is 85C0003F and the data is : 60
The address is 85C00040 and the data is : 84000
The address is 85C00041 and the data is : 84000
The address is 85C00042 and the data is : 84000
The address is 85C00043 and the data is : 84000

 

And this is the same even if I do not write anything.

Where can I found my data ?

In working in linux .

0 Kudos
1 Reply
luisb
Xilinx Employee
Xilinx Employee
2,962 Views
Registered: ‎04-06-2010

You need to verify the translation between the addresses on the PCIe side and on the PLB side.  They usually do not correlate 1 to 1.

0 Kudos