UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor icogginsoda
Visitor
1,589 Views
Registered: ‎02-02-2017

Incorrect AXI4 ARSIZE/AXSIZE on PCIE XDMA core DMA transactions

I am having a problem with the PCIE XDMA core putting out an invalid AxSize signal for DMA transfers to/from the H2C/C2H AXI4 interface.

 

The core is configured as 256bit, but is generating an AxSize of 6 ( 64 byte/512 bit /beat) and an address increment of 512

bytes/burst.   it should output an AxSize of 5 ( 32 byte/256 bit) and address increment of 256/burst.

 

I am using 2016.4 and have tried with and without patch AR68512, with the same result. This design is a PCIE gen3 x8 design in an Kintex Ultrascale XCKU060 FG1156-2E ( which does not support a 512 bit AXI bus , so I can't just use 512 bits and ignore the issue).

 

Any one seen this/ have a fix?

 

 

Tags (2)
0 Kudos