cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
mlx21012
Observer
Observer
316 Views
Registered: ‎11-01-2018

KU115器件是否支持PCIE gen3 x16?

Jump to solution

KCU1500板子金手指是16 lanes宽度,但是KU115似乎不支持PCIE Gen3 X16, 请问KCU1500这么设计意义何在?如何利用16个lanes?

在ug1260文档提到,“The XCKU115-2FLVB2104E device (–2 speed grade) included with the KCU1500 board supports up to Gen3 x16 bifurcated into two Gen3 x8 channels。”,请问是什么意思,如何实现?假如我要实现Endpoint X16, 该如何实现?

0 Kudos
1 Solution

Accepted Solutions
aforencich
Explorer
Explorer
230 Views
Registered: ‎08-14-2013

The PCIe hard IP on the Ultrascale series only supports gen 3 x8.  The card basically allows you to use the x16 edge connector as two separate gen 3 x8 interfaces, one on lanes 0-7 and the other on lanes 8-15, assuming that the host system supports bifurcating the link into two x8 links.  Now, it is also possible to use a soft PCIe IP core that supports gen 3 x16, but Xilinx does not provide this (you'll have to license 3rd party IP) and it will also consume significant logic resources on the device. 

View solution in original post

0 Kudos
3 Replies
garethc
Moderator
Moderator
249 Views
Registered: ‎06-29-2011

Hi @mlx21012 

Can you take a look at the following link for details on asking questions in Chinese - https://forums.xilinx.com/t5/Announcements/Did-you-know-that-we-have-a-Chinese-Language-Forums/td-p/1172814

"When you have a question to ask in the Chinese Language, please ensure that you only ask the question to the Chinese Community: https://forums.xilinx.com/cn.

两年多来,我们的中文论坛一直在蓬勃发展,涵盖了所有Xilinx的器件,工具,IP等方方面面。我们的专家工程师以及论坛明日之星的成员都会在中文论坛尽力协助您解决问题。

所以如果您有中文问题,请确保仅在中文社区提问,中文论坛网址:https://forums.xilinx.com/cn.

"

Thanks,

Gareth


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------
0 Kudos
aforencich
Explorer
Explorer
231 Views
Registered: ‎08-14-2013

The PCIe hard IP on the Ultrascale series only supports gen 3 x8.  The card basically allows you to use the x16 edge connector as two separate gen 3 x8 interfaces, one on lanes 0-7 and the other on lanes 8-15, assuming that the host system supports bifurcating the link into two x8 links.  Now, it is also possible to use a soft PCIe IP core that supports gen 3 x16, but Xilinx does not provide this (you'll have to license 3rd party IP) and it will also consume significant logic resources on the device. 

View solution in original post

0 Kudos
mlx21012
Observer
Observer
214 Views
Registered: ‎11-01-2018

OK, I got it. Thanks!