UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor langley
Visitor
632 Views
Registered: ‎08-20-2018

Multiple Functions with the AXI memory mapped to PCIe

On a zc706 board, I have two uart blocks connected to an AXI memory to PCIe block, and I can read and write to the uarts through PCIe when I connect my board to my computer running Windows 7. I would like the uarts to be discoverable by the computer as com ports. I have a card that adds serial ports to the computer through a PCIe connection, and I am trying to set up my design to be similar to this card so its driver will work for my design as well. In my design each uart is on its own BAR but in the same PCIe function, but on the card each serial port is in its own PCIe function. I looked through the documentation for the AXI memory to PCIe block to see how to set up multiple PCIe functions, but I couldin't find anything. I there a way to do this? Thanks.

0 Kudos
3 Replies
Moderator
Moderator
584 Views
Registered: ‎02-16-2010

Re: Multiple Functions with the AXI memory mapped to PCIe

ZC706 has Gen2 hardblock. I find Physical function feature is defined with Gen3 spec.

Even in the devices with the Gen3 block, the AXI Bridge Subsystem is still locked to a single function
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Visitor langley
Visitor
575 Views
Registered: ‎08-20-2018

Re: Multiple Functions with the AXI memory mapped to PCIe

I don't quite follow what you're saying. I have a PCI card to serial card that shows up as multiple functions as well. If multi-function devices were implemented in PCI they must have been available before PCIe Gen3. Could you clarify what you mean when you say that the feature is defined in the Gen3 spec?

0 Kudos
Moderator
Moderator
568 Views
Registered: ‎02-16-2010

Re: Multiple Functions with the AXI memory mapped to PCIe

I am referring to the physical function feature with Gen3 block shown in the snapshot below.physical_function.JPG

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos