We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor grimmg
Registered: ‎07-03-2018

No RX_STATUS_EOP status flag for C2H streaming transfers

We use an own adapted driver based on XILINX xdma driver version 20180420. The driver buffer is organized as an ring buffer (driver works in a cyclic mode) and use interrupts at the end of a descriptor to check write back status from DMA engine.

For the first cycle we get the expected RX_STATUS_EOP status flag on write back address. After the first cycle we get no further RX_STATUS_EOP status flag.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎08-06-2008

Re: No RX_STATUS_EOP status flag for C2H streaming transfers

Have you run the default example design with Xilinx driver? Do you see the same issue? Have you checked the status of tlast? Have you checked the dmesg log and see if it reports EOP packet or not? The following document has some tips for debugging XDMA issues.


Please check and let us know the results of your investigation.


0 Kudos