cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
sitting
Explorer
Explorer
396 Views
Registered: ‎05-04-2014

PCI-E on MPSoC 6EG

Jump to solution

Hi,

Is it possible to implement pci-e soft ip on mpsoc 6eg?

 

Thanks

Sitting

0 Kudos
1 Solution

Accepted Solutions
garethc
Moderator
Moderator
368 Views
Registered: ‎06-29-2011

Hi @sitting 

By PCIe soft IP I expect you mean the US+ Integrated Block for PCI Express as detailed on PG213 or the DMA/Bridge Subsystem for PCI Express (XDMA) as detailed in PG195?
If this is the case then you cannot use these with Zynq US+ MPSoC 6EG devices. If you look in the PG213 there is a table for available integrated blocks for PCI Express and there is no block listed for Zynq US+ MPSoC 6EG devices.
This is also confirmed in DS891, Zynq US+ MPSoC Data Sheet Overview document that lists the different devices and the feature summary tables for devices. Please see the table below and for 6EG devices there is no PCIe block.

garethc_0-1610978266991.png

 

Thanks,

Gareth


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post

1 Reply
garethc
Moderator
Moderator
369 Views
Registered: ‎06-29-2011

Hi @sitting 

By PCIe soft IP I expect you mean the US+ Integrated Block for PCI Express as detailed on PG213 or the DMA/Bridge Subsystem for PCI Express (XDMA) as detailed in PG195?
If this is the case then you cannot use these with Zynq US+ MPSoC 6EG devices. If you look in the PG213 there is a table for available integrated blocks for PCI Express and there is no block listed for Zynq US+ MPSoC 6EG devices.
This is also confirmed in DS891, Zynq US+ MPSoC Data Sheet Overview document that lists the different devices and the feature summary tables for devices. Please see the table below and for 6EG devices there is no PCIe block.

garethc_0-1610978266991.png

 

Thanks,

Gareth


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post