cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
sutej
Visitor
Visitor
327 Views
Registered: ‎07-06-2017

PCIE Integrated block USER_LINKUP Not asserted

Hi,

We are trying to enable the PCIE Gen3 interface using GTH path on PL side of the Ultrascale+ MPSOC 5EV device.

We have generated the PCIE Integrated Block from IP catalog and kept the default settings (Gen 1 and one lane ) and generated the example design. In simulations we can see the user link signal going up but when in the hardware this signal is not coming up.

Our Hardware is connected to actual PC through a SAMTEC PCIE cable and we have verified that the 100MHz clock is coming the Host. sys_rst_n signal is not connected in the hardware and is generated internally after 5 secs of power on.

We dont see any PCIe device in the device manager after loading the bit file. 

Please suggest how can we debug the same. We are presently going through the below link to debug 

https://www.xilinx.com/Attachment/Xilinx_Answer_56616_7_Series_PCIe_Link_Training_Debug_Guide.pdf 

We are new to this interface and this is the first time we are using the PCIE so any help or guidance on this will be very helpful

 

--Anil 

 

 

0 Kudos
3 Replies
pvenugo
Moderator
Moderator
257 Views
Registered: ‎07-31-2012

Hi @sutej ,

You need to do few check points

1) Verify is the boards PCIe finger is slotted properly on host machine and not loose.

2) Load the bitstream onto board through Vivado Hardware manger.

3) Once the bit file is loaded onto board you may need to reboot the host machine keep in mind that boards is not powered off during this process.

4) After reboot host should detect the Xilinx PCIe controller device. In linux host try the below command

     lspci -v |grep -i xilinx

5) If above step is success ful that means you are good to use it else you have to check the ltssm file generated which will record the issue in link training. These files can be found in design implementation folder.

For more please refer to https://www.xilinx.com/Attachment/Xilinx_Answer_73361_PCIe_Link_Training_Debug_Guide_for_US_and_US_Plus.pdf.

Regards

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
sutej
Visitor
Visitor
231 Views
Registered: ‎07-06-2017

Hi Praveen, Thanks for the reply.

We did try to reboot the system and see but it was not detected.

We will try again and update the results.

--Anil

0 Kudos
sutej
Visitor
Visitor
205 Views
Registered: ‎07-06-2017

Dear Praveen,

We have not connected the PERST signal from PCIe edge connector to the FPGA. 

But we are generating sys_rst signal internally. Will this be a problem ?

--Anil 

0 Kudos