08-20-2018 09:35 PM - edited 08-20-2018 09:37 PM
I am trying to run the example design of DMA Subsystem for PCI Express on a ZC706 board.
I generated a Gen-2 X4 core using IP catalog. Then, I opened its example design and added constraints for sys_clk and sys_rst_n ports according to the board's schematic, i.e. sys_clk => MGTREFCLK0 of Bank 112 (N8, N7) and sys_rst_n => PCIE_PERST (AK23). After synthesizing, I checked the PCIE data signals in the synthesized design. They all are at the right location according to the schematic.
However, when I program the FPGA using the example design and turn on the PC, the card is not recognized. I use Windows 7 and search for the new device in Device Manager.
It should also be noted that J19 jumper is on X4 (4 lanes) configuration.
Could anyone please help me?
Thanks in advance.
08-21-2018 09:59 AM
Could you insert a JTAG debugger from the Debug Options menu and collect the data as described in:
This should now be available in the 7-series devices.
08-22-2018 08:13 AM
Can you try with axi pcie IP? I find this IP has JTAG debugger option to help with the debug.