cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
289 Views
Registered: ‎02-11-2020

PCIe 3.0 Core

I’ve created a  PCIe 3.0 Core for and Ultrascale device.  One of the output signals is user_link_up.  I can’t find a description of this signal in PG194 (AXI Bridge for PCI Express Gen3 v3.0), and only brief mentions of the signal in search on the Xilinx site.

Can you give some description of the signal?

0 Kudos
Reply
1 Reply
deepeshm
Xilinx Employee
Xilinx Employee
285 Views
Registered: ‎08-06-2008

Please check PG156.

The link below is for 7-series but the theory applies. Please review the attached doc in the AR as well.

https://www.xilinx.com/support/answers/56616.html

Thanks.

0 Kudos
Reply