cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Explorer
Explorer
357 Views
Registered: ‎10-09-2018

PCIe-Artix 7 Simulation problem - EP MEM not getting data from packets

Jump to solution

Hello,

system- Artix7 Xc7a100t, ISE 14.7, Win10-64 bit

 

I am using example design of PCIe core and running the simulation.

pcie_rx and pcie_tx diffrential pair get the data but in Endpoint mem BAR I am not receiving any data.

1.jpg

So my question is:

1) How many packets are sending by pkt generation file.

2) Is there any requirement of min DWORD to be sent to mem by pkt generations?

3) why my EP MEM is not getting the data?

 

Thanks!

Avinash

0 Kudos
Reply
1 Solution

Accepted Solutions
Explorer
Explorer
252 Views
Registered: ‎10-09-2018

Hello,

It is working now.

Actually even after user_lnk goes high it takes 50-80us extra time to get data on simulation , I was not going till that time earlier. 

Thank You!

 

View solution in original post

2 Replies
Xilinx Employee
Xilinx Employee
283 Views
Registered: ‎08-02-2007

There are several branch for the simulation example. 

you can find more info in the sample_test.vh file. If the test only includes the config access then there is no transaction on the BARs


you could try to run the below test to verify the memory access

testname == "pio_writeReadBack_test0"

 

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Reply
Explorer
Explorer
253 Views
Registered: ‎10-09-2018

Hello,

It is working now.

Actually even after user_lnk goes high it takes 50-80us extra time to get data on simulation , I was not going till that time earlier. 

Thank You!

 

View solution in original post