cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
cclin.wolley
Newbie
Newbie
610 Views
Registered: ‎05-20-2018

PCIe DMA subsystem (AXI bridge mode) outstanding issue (ZU19EG)

Jump to solution

We are implementing a PCIe DMA subsystem (AXI-Bridge mode) in ZU19EG device with Vivado 2019.2. We encounter a performance issue, similar to  the report : AR#72747 in xilinx website: https://www.xilinx.com/support/answers/72747.html .  
The AXI outstanding number is set to be 8 (C_S_AXI_NUM_READ = 8), but we found only one AXI read can be issued instead of 8.  Please check "pcie_axis_arvalid" and "pcie_axis_arready" in the attached waveform.  This problem limited our design's performance due to very low data rate in the AXI read channel. Do anyone kown how to increase the outstanding number ?

463433.jpg
1 Solution

Accepted Solutions
deepeshm
Xilinx Employee
Xilinx Employee
514 Views
Registered: ‎08-06-2008

Could you check if "AXI Slave narow burst support" is enabled or not? If it is, please try by disabling this option. You will find this option in "AXI:MISC" tab in the core configuraiton GUI. 

Thanks.

View solution in original post

0 Kudos
3 Replies
deepeshm
Xilinx Employee
Xilinx Employee
515 Views
Registered: ‎08-06-2008

Could you check if "AXI Slave narow burst support" is enabled or not? If it is, please try by disabling this option. You will find this option in "AXI:MISC" tab in the core configuraiton GUI. 

Thanks.

View solution in original post

0 Kudos
cclin.wolley
Newbie
Newbie
476 Views
Registered: ‎05-20-2018

Thanks for your reply!

I am sure "AXI Slave narow burst support" is disabled. 

0 Kudos
cclin.wolley
Newbie
Newbie
436 Views
Registered: ‎05-20-2018

The AXI outstanding works after disable ""AXI Slave narow burst". Thanks a lot!

0 Kudos