UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer mustafahyuce
Observer
696 Views
Registered: ‎03-29-2013

PCIe Differential Lane Connection

Hi There,

I am working on a custom PCIe PCB design, in order to simplify the routing I have changed connection order for the PCIe Lanes to FPGA. On the TX Side, I have reversed the order, but due to the tight design constraints Lane reversal is not easy for the RX Lane and I have routed them like how it shown in the schematic view.

I am in the process of verifying this on the Vivado by synthesis and implement but I would like to get the professional opinion here. I am pretty sure Lanes can be re-order within the code as well but it would be good to understand if it is a concern for the System.

PCIe_Lane_Order.PNG
0 Kudos
2 Replies
Moderator
Moderator
650 Views
Registered: ‎02-16-2010

Re: PCIe Differential Lane Connection

The Rx side does not look to be lane reversal or straight connection. It may result in the link training to x1 instead of x4.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos
Highlighted
Observer mustafahyuce
Observer
618 Views
Registered: ‎03-29-2013

Re: PCIe Differential Lane Connection

Hi Venkata,

Thank you for the response, after doing some implementation work on the Vivado I have decided to change the routing so I can exploit x4 lane for the PCIe. I have changed the PCIe RX Lanes into reverse order.

Also looking at the Device GTP Cells, it is possible to reverse the signals but TX and RX has to be on the same GTP Cell.

My understanding is , for example Site X0Y4 must have the TX3 and RX3 or TX2 and RX2 diff pair routed into the site, also PG-054 Page 142 provides information saying there it supports lane reversal for the link partner but also mentions Limited lane reversal capabilities.

So system is not fully flexible to route the RX2 diff pair into the site X0Y4 alongside with TX3

 

 

PCIe_Lane_Reversal.PNG
0 Kudos