cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Anonymous
Not applicable
2,513 Views

PCIe PHY IP for Kintex UltraScale xcku095-ffva1156-2-e

Jump to solution

Hi

 

I am using vivado 2016.4 and UltraScale xcku095-ffva1156-2-e

 

However, vivado 2016.4(2017.1) does not support PCIe PHY IP for UltraScale xcku095-ffva1156-2-e

 

How can I use or make PCIe PHY IP for  UltraScale xcku095-ffva1156-2-e

 

I searched the site for this and found no specific answer.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Teacher
Teacher
4,367 Views
Registered: ‎03-31-2012

@Anonymous I am assuming this is for an asic prototype. You are right that it seems PIPE is not exported from this block so it is not possible to connect the Synopsys controller to it. There maybe an undocumented way to access to PIPE but you need to check with Xilinx for that.

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

View solution in original post

0 Kudos
3 Replies
Highlighted
Teacher
Teacher
2,499 Views
Registered: ‎03-31-2012

@Anonymous 

when you say:

"However, vivado 2016.4(2017.1) does not support PCIe PHY IP for UltraScale xcku095-ffva1156-2-e"

 

what exactly do you mean, or how do you reach this conclusion? Are you getting an error somewhere? This chip has 4 pcie controllers and it should definitely support using them.

Have you looked at this document: https://www.xilinx.com/support/documentation/ip_documentation/pcie3_ultrascale/v3_0/pg156-ultrascale-pcie-gen3.pdf

 

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos
Highlighted
Anonymous
Not applicable
2,486 Views

Thank you for your reply.

 

I want to use only the PCIe PHY IP of the vivado pcie list.

( I would like to use Sysnopsys Controller for PCIe Controller and Xilinix PHY IP for PHY.)

 

However, PCIe PHY IP does not support the xcku095-ffva1156-2-e device.

 

So I asked about how to use PCIe PHY IP on the xcku095-ffva1156-2-e device.

 

I've already read the linked document.

 

I am sorry if my explanation was inappropriate.

vivado_pcie_phy.jpg
0 Kudos
Highlighted
Teacher
Teacher
4,368 Views
Registered: ‎03-31-2012

@Anonymous I am assuming this is for an asic prototype. You are right that it seems PIPE is not exported from this block so it is not possible to connect the Synopsys controller to it. There maybe an undocumented way to access to PIPE but you need to check with Xilinx for that.

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

View solution in original post

0 Kudos