UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor linkquest18
Visitor
140 Views
Registered: ‎12-31-2018

PCIe XDMA to DDR4 issues

Hi,

We are still struggling to connect xdma to ddr4 using block design.

The results of some experiments are summarized bellow:

1. xdma_mm - smart connector - bram controller
xdma_info.exe works, read/write works properly

2. xdma_mm - smart connector - ddr4
xdma_info.exe works, read/write has no response

3. xdma_bypass - smart connector -ddr4
xdma_info.exe reports: "unknown devices"

For all the testing cases, the user_lnk_up of xdma and c0_init_calib_complete of ddr4 are all asserted.

The ddr4 projects are all modified based on the working bram project.

Anyone has similar issues? Any suggestiones are appreicated.

Thanks.

 

 

0 Kudos