cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
547 Views
Registered: ‎11-26-2019

PCIe :ZCU102 as an endpoint

Jump to solution

Hi,

My concerns are as following

1. I want to implement a ZCU102 (A) as endpoint where it will recieve data from a root ZCU102(B) over PCIe, extract the data, process it and send it back to the root ZCU102(B) again over PCIe. Is this possible to implement, provided that the ZCU 102 has only one PS-PCIe block?

2. Instead of the ZCU102(B) as root complex, what all Xilinx US+MPSOCS can be used?

0 Kudos
1 Solution

Accepted Solutions
deepeshm
Xilinx Employee
Xilinx Employee
503 Views
Registered: ‎08-06-2008
1 Reply
deepeshm
Xilinx Employee
Xilinx Employee
504 Views
Registered: ‎08-06-2008