UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer zdzlin
Observer
431 Views
Registered: ‎09-25-2014

how to constraint the refclk?

Hello,all:

     Now I'm trying to use K7 to implement a Pcie X4Gen2 design, after I generate the IP in Vivado, I tried to

connect the base port, refclk,PCIe lans, reset to the too level.when the implemention finished, there pops two

error message,shows that the refclk_p and refclk_n's IO standard had not been defined. But I checked the PG054.pdf, and could not found an example two define the iostandard of the refclk?

    Could anybody help me to solve this problem or told me where could I found the answer?

 

 

Thanks a lot.

0 Kudos
1 Reply
Highlighted
Moderator
Moderator
403 Views
Registered: ‎02-16-2010

Re: how to constraint the refclk?

Which vivado version are you using?
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos