cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
517 Views
Registered: ‎05-07-2008

AXI_IIC SCL frequency

Jump to solution

Hello,

I am trying to change the SCL frequency of AXI_IIC 2.0 IP block by adjusting the timing registers (offset 0x128 - 0x144) however the SCL frequency is not changing. I read these registers before and after the I2C access to ensure they did not get reset by some other means. The values do not change from what I expect them to be. Yet the SCL frequency never changes from what the Vivado GUI setting is at build time. The bus itself works fine, no issues with general operation. It just seems the AXI_IIC IP is not honoring the timing registers.

 

I have been able to change AXI_IIC SCL frequency using this method on some of my older Zynq XC7Z010 designs.

 

Any advise / help much appreciated.

 

My setup;

I am using single core Zynq XC7Z007S device with AXI_IIC IP in the PL.

Hardware is custom board running Linux 4.9.

Vivado toolchain is 2017.4

 

 

Thanks

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Adventurer
Adventurer
536 Views
Registered: ‎05-07-2008

Re: AXI_IIC SCL frequency

Jump to solution

I fixed the driver

See (this)

View solution in original post

0 Kudos
1 Reply
Highlighted
Adventurer
Adventurer
537 Views
Registered: ‎05-07-2008

Re: AXI_IIC SCL frequency

Jump to solution

I fixed the driver

See (this)

View solution in original post

0 Kudos