10-27-2020 05:34 PM
I have a AXI IP chain as follows: PCIe master -> AXI data width converter -> AXI chip2chip in "master" mode. The protocol is AXI4.
The PCIe's AXI master and the width converter's AXI slave interfaces both have ID signals (ARID/AWID/RID/BID). However, the width converter's master interface and the chip2chip's slave interface do not have IDs. The IDs are important for my design so I need to keep them. Where are the IDs going?
Screenshot attached with part of my block diagram.
10-27-2020 07:27 PM
AXI ID's don't make very good user signals. They can be remapped by any AXI bridges, and the specification specifically recommends remapping them within interconnects. As user signals, they aren't likely to be portable from one version of the AXI infrastructure that might just happen to treat them properly to another.
For example, it would be perfectly legal in this case for the width converter to remove downstream AXI ID's if it guaranteed proper ID processing from the perspective of the upstream master.
10-28-2020 12:04 PM