cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Participant
Participant
1,034 Views
Registered: ‎02-05-2020

Data transfer from PL to DDR memory

Jump to solution

Hi,

  On Zynq-7020, my aim is to transfer data from PL to DDR memory. For this I am using AXI Data Mover IP for PL to PS communication.

Always data is storing into OCM memory only, eventhough if I change the offset address in address editor. But I want to save these data in DDR memory. The BD I have attached, Please anybody can identify where I am doing mistake. 

OR

If there is any best solution for this, Please suggest to me.

Capture.JPG

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
505 Views
Registered: ‎11-05-2019

 

Hello @desai_ 

 

Is there any update?

Probably you need to give a proper CMD.

If the destination address is fixed by Address Editor, there is no flexibility to give the address by CMD.

 

Thank you


Ka2ki
Don't forget to reply, kudo, and accept as solution.

View solution in original post

13 Replies
Highlighted
Xilinx Employee
Xilinx Employee
971 Views
Registered: ‎11-05-2019

 

Hello @desai_ 

 

You can get hints about DDR and OCM address mapping from another post how to write to DDR in Zynq from PL.

 

Thank you

Yoichi

========================================================================
Please mark the Answer as "Accept as solution" if the information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
========================================================================

Highlighted
Participant
Participant
924 Views
Registered: ‎02-05-2020

Thank you for your valuable reply,

 Is it possible to write data directly from PL to DDR memory? without involiving ARM.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
908 Views
Registered: ‎11-05-2019

 

Hello @desai_ 

 

Yes it is.

UG1165 is a reference for read/write PS-DDR from PL using CDMA.

 

Thank you

Yoichi

========================================================================
This forum is based on the cooperation of everyone who participates.
Kindly note - Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
========================================================================

0 Kudos
Highlighted
Participant
Participant
879 Views
Registered: ‎02-05-2020
How, can you suggest to me to achieve this activity?
0 Kudos
Highlighted
Scholar
Scholar
802 Views
Registered: ‎06-10-2008

Yes it is.

UG1165 is a reference for read/write PS-DDR from PL using CDMA.


And how does CDMA start without involving the PS (ARM)?

0 Kudos
Highlighted
Scholar
Scholar
799 Views
Registered: ‎06-10-2008

Is it possible to write data directly from PL to DDR memory? without involiving ARM.


I think you could make use of the DataMover ip or you can access the AXI-bus directly.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
703 Views
Registered: ‎11-05-2019

Hello @desai_ 

 

I am not familiar with AXI Datamover.

May be, by giving a command from the CMD port, isn't the write destination address specified?

 

Thank you


Ka2ki
Don't forget to reply, kudo, and accept as solution.

0 Kudos
Highlighted
Participant
Participant
690 Views
Registered: ‎02-05-2020

@katsuki,

   Even if did not give any command to CMD port, it works. 

 But I unable to figure out, where destination address to be defined. 

0 Kudos
Highlighted
Scholar
Scholar
653 Views
Registered: ‎06-10-2008

The CMD has a field Start Address (SADDR) where you specify where your data will be stored in memory.

0 Kudos
Highlighted
Participant
Participant
652 Views
Registered: ‎02-05-2020

When I change the address in CMD, which not effecting.  Its storing in default location I.e ox00000000

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
613 Views
Registered: ‎11-05-2019

 

Hello @desai_ 

 

You may be able to verify by simulation that your command is either correct or not.

As far as I can see, if the address is correctly included in the CMD, the write address will be on the M_AXI_S2MM side.

Capture.PNG

If you want to try IP simulation, please refer to Ch5.Example Design of PG022.

 

Thank you


Ka2ki
Don't forget to reply, kudo, and accept as solution.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
506 Views
Registered: ‎11-05-2019

 

Hello @desai_ 

 

Is there any update?

Probably you need to give a proper CMD.

If the destination address is fixed by Address Editor, there is no flexibility to give the address by CMD.

 

Thank you


Ka2ki
Don't forget to reply, kudo, and accept as solution.

View solution in original post

Highlighted
Participant
Participant
480 Views
Registered: ‎02-05-2020

Hello, 

The CMD_ready is always 0, it is not ready to accept the command values. 

0 Kudos