I tried out a simple application to read and write 8KB of data from and to DRAM as well as OCM. Found that OCM access was slower than DRAM. I am puzzled. I suppose OCM access must be faster than DRAM.
Are there an specific optimizations done for R5 DRAM access at the hardware?
Note: L1 cache is enabled for transfers to both memories.