cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer
Observer
338 Views
Registered: ‎12-07-2018

JTAG to AXI master in zynq PL

Hi,

I am using zybo z720 eval. board which is having zynq fpga, I have created block design with xilinx's "JTAG to AXI Master v1.2" ip core and "AXI IIC Bus Interface v2.0"  in Zynq PL to access iic device using vivado 2017.4,So after opening hardware manager and programming of FPGA, I am using this command to read "create_hw_axi_txn -quiet -force rd_tx [get_hw_axis hw_axi_1] -address $addr -len 1 -size 32 -type read
run_hw_axi -quiet rd_tx", But i am not able to read-write through Jtag axi master because i am not getting "hw_axi_1" under FPGA in hardware manager, So please help me how to read and write using JTAG to axi master in Zynq PL.

Please find Fig 1: given below snapshot of my block design.

Fig 1: block designFig 1: block design

Please find Fig 2 given below snapshot of my hardware manager

Fig 2: Hardware managerFig 2: Hardware manager

Please find Fig 3 given below as reference how it should come in hardware manager 

 

Fig 3: Reference hardware managerFig 3: Reference hardware manager

 

Thanks,

Mayank

0 Kudos
2 Replies
Highlighted
Moderator
Moderator
234 Views
Registered: ‎04-18-2011

Re: JTAG to AXI master in zynq PL

Hi @mayank.ks 

So in this case you are saying that you make a design with the AXI IIC IP. then you add the JTAG to AXI master debug core to take control of the IIC interface from your PL. 

Then it seems the JTAG to AXI master is not present when you look in HW manager?

So what you don't say is what you end up with in the design after implementation, have you looked and seen that the Core is in the netlist?

If so are you pointing at the correct ltx file in hardware manager? 

Have you tried checking the JTAG cable speed and slowing it down?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Moderator
Moderator
192 Views
Registered: ‎09-12-2007

Re: JTAG to AXI master in zynq PL

Can you make sure that the axi to jtag is clocked correctly, and not not held in reset

0 Kudos