cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
3,527 Views
Registered: ‎11-04-2011

Make AXI streaming ports of AXI DMA Engine external

Jump to solution

Hello,

 

I am working in a project where I need to send data from a Microblaze CPU to RapidIO, I am building the Microblaze system with EDK and some components of the Base system builder for ML605 board and using RapidIO core v1.6.

 

I was using a AXI FIFO Memory Mapped to Streaming, I exported (I made a external port) its AXI streaming interface then I connected to RapidIO. But this core is only able to send packets greater than 16 bytes and in RapidIO protocols there are transactions that are smaller. This situations is generating problem in my design.

 

I looked for other EDK core that could do the job and I found the AXI DMA Engine, but when I instantiate this core EDK did not allow to export the core Master AXI streaming interface as I did before.

 

There are several post related to Microblaze and DMA, but none of them helped me on figuring out how to export the ports or how to connect Microblaze to RapidIO.
Is there any way of exporting these interfaces as external ports? Or, does anyone know another way to connect Microcroblaze to RapidIO using Ip Cores?

 

Any sugestions or solutions would be greatly appreciated!

Thanks in advance.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Observer
Observer
4,304 Views
Registered: ‎11-04-2011

It has work very well. Now I can export DMA ports to connect to my logic.

 

Thank you very much.

View solution in original post

0 Kudos
2 Replies
Highlighted
Xilinx Employee
Xilinx Employee
3,487 Views
Registered: ‎08-02-2011

In order to make the individual signals of an AXI Stream Bus external, you have one of two options:

 

1) Create a simple passthrough pcore which breaks the bus out into individual signals which can be connected externally.

2) In the 'Ports tab' open the 'filter dialog' (the << arrows on the right of the screen) and check the 'defaults' checkbox. This will expose individual bus signals which can be connected externally.

www.xilinx.com
0 Kudos
Highlighted
Observer
Observer
4,305 Views
Registered: ‎11-04-2011

It has work very well. Now I can export DMA ports to connect to my logic.

 

Thank you very much.

View solution in original post

0 Kudos