cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
rmelo@inti.gob.ar
Adventurer
Adventurer
4,705 Views
Registered: ‎04-26-2017

Max distributed RAM in Zynq-7000

Jump to solution

Hello. My name is Rodrigo and it is my first time here, but I work with Xilinx's FPGAs since 2006. I write to ask about the max distributed RAM in Zynq-7000. I know that it is about 25-50% of the slices (only SLICEM). In all the datasheets from XC4000 to the present, this data is in a table which summarise devices, but is not present in the "Zynq-7000 All Programmable SoC Overview". I searched in the selection guide and other documents but I not found it. Is there in some other document? If not, could somebody from Xilinx give us this information?

 

Thanks

0 Kudos
1 Solution

Accepted Solutions
rmelo@inti.gob.ar
Adventurer
Adventurer
7,349 Views
Registered: ‎04-26-2017

Here you are.

 

Vivado 2016.4 reports the Available number of "LUT as Memory":

 

Device LUTRAM
XC7007S 6,000
XC7012S 14,400
XC7014S 17,400
XC7010 6,000
XC7015 14,400
XC7020 17,400
XC7030 26,600
XC7035 70,400
XC7045 70,400
XC7100 108,200

 

Each LUT of a SLICEM can be used as a 64 bit memory, so:

 

Device Max distributed RAM (Kb)
XC7007S 375
XC7012S 900
XC7014S 1,087.5
XC7010 375
XC7015 900
XC7020 1,087.5
XC7030 1,662.5
XC7035 4,400
XC7045 4,400
XC7100 6,762.5

 

Notes:

  • 1 Kb = 1024 bits.
  • Zynq-7000S family inform the same quantity of "LUT as Memory" that Zynq-7000 with Artix logic, but the total number of LUTs is not the same.
  • Something similar occurs with XC7035 and XC7045. Same number of "LUT as Memory" but different number of total LUTs.

Regards.

View solution in original post

7 Replies
austin
Scholar
Scholar
4,702 Views
Registered: ‎02-27-2008

ds190, table 1

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
rmelo@inti.gob.ar
Adventurer
Adventurer
4,698 Views
Registered: ‎04-26-2017

Where? I see Logic Cells, LUTs, FFs, BRAMs, DSPs, PCIe and AMD but not MAX distributed RAM. Or it have not SLICEMs?Table 1 of ds190

0 Kudos
rmelo@inti.gob.ar
Adventurer
Adventurer
4,693 Views
Registered: ‎04-26-2017

Sorry AMS (I don't found an EDIT button). Moreover, ds190 says: "Between 25–50% of all slices can also use their LUTs as distributed 64-bit RAM or..." so it must have distributed RAM, but the max is not said and in all the other families overview is showed (also in Zynq UltraScale+).

0 Kudos
austin
Scholar
Scholar
4,674 Views
Registered: ‎02-27-2008

I see the problem,

 

The fastest way to solve it is to use Vivado to report the resource by choosing a part, and using TCL script commands to reveal the actual number.

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
rmelo@inti.gob.ar
Adventurer
Adventurer
4,671 Views
Registered: ‎04-26-2017
Mmm, I see. I can do it. I will report here when I did it. Thanks.
0 Kudos
austin
Scholar
Scholar
4,669 Views
Registered: ‎02-27-2008

I know,

 

Not the usual easy way.  But, there is only so much which fits into the data sheets.  The Zynq parts represent a real challenge: traditional users see the processor getting in the way, new users see the FPGA fabric confusing.  Its a process.

 

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos
rmelo@inti.gob.ar
Adventurer
Adventurer
7,350 Views
Registered: ‎04-26-2017

Here you are.

 

Vivado 2016.4 reports the Available number of "LUT as Memory":

 

Device LUTRAM
XC7007S 6,000
XC7012S 14,400
XC7014S 17,400
XC7010 6,000
XC7015 14,400
XC7020 17,400
XC7030 26,600
XC7035 70,400
XC7045 70,400
XC7100 108,200

 

Each LUT of a SLICEM can be used as a 64 bit memory, so:

 

Device Max distributed RAM (Kb)
XC7007S 375
XC7012S 900
XC7014S 1,087.5
XC7010 375
XC7015 900
XC7020 1,087.5
XC7030 1,662.5
XC7035 4,400
XC7045 4,400
XC7100 6,762.5

 

Notes:

  • 1 Kb = 1024 bits.
  • Zynq-7000S family inform the same quantity of "LUT as Memory" that Zynq-7000 with Artix logic, but the total number of LUTs is not the same.
  • Something similar occurs with XC7035 and XC7045. Same number of "LUT as Memory" but different number of total LUTs.

Regards.

View solution in original post