cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
ambrown0430
Contributor
Contributor
198 Views
Registered: ‎06-14-2018

ZYNQ PS Programming

I have been running an application on the Zynq processor for months with the correct configuration. I went to rerun my code and received the error "memory write error at 0x70000000. cannot read sctlr. cannot read r1. APB memory access port is disabled." I fixed this error at the very beginning when working with this board because it was a configuration issue on the DDR. The PS configuration has not changed, and I cannot even go back to a hello world template to work. I tried the DDR memory test too and that didn't run. It seems like the FSBL is not completing. Any ideas?

Tags (2)
0 Kudos
2 Replies
ambrown0430
Contributor
Contributor
181 Views
Registered: ‎06-14-2018

I ran FSBL with FSBL_DEBUG_INFO and received:

ambrown0430_0-1618333679531.png

 

0 Kudos
katsuki
Xilinx Employee
Xilinx Employee
101 Views
Registered: ‎11-05-2019

Hello @ambrown0430 

In FSBL, there is a function that prints XFSBL_PSU_INIT_FAILED, so by looking at the FSBL source code, you can track where the error is occurring.

Thank you.


Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
0 Kudos