cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
zxm02370303
Participant
Participant
538 Views
Registered: ‎03-26-2013

vivado bfm mpsoc library simulation 64 bit address

Jump to solution

vivado bfm mpsoc library simulation write_data can't access 64 bit address, 

when use write_data(64'h400000000,4,32'h12345678,response);

the log said out of range.

i wonder if there is limitation on write_data usage or parameter width.

Thank you very much.

0 Kudos
1 Solution

Accepted Solutions
calebd
Moderator
Moderator
473 Views
Registered: ‎01-09-2019

Hello @zxm02370303

The Zynq Ultrascale+ MPSoC Verification IP Documentation can be found here: https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

On page 7 it talks about the write_data function call which limits addresses to 32-bits.  For any questions about usage regarding the Verification IP API, the above document would probably be the best bet.

Thank you,

Caleb

Thanks,

Caleb


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
calebd
Moderator
Moderator
474 Views
Registered: ‎01-09-2019

Hello @zxm02370303

The Zynq Ultrascale+ MPSoC Verification IP Documentation can be found here: https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

On page 7 it talks about the write_data function call which limits addresses to 32-bits.  For any questions about usage regarding the Verification IP API, the above document would probably be the best bet.

Thank you,

Caleb

Thanks,

Caleb


------------------------------------------------------------------------------------------------

Don’t forget to reply, kudo, and accept as solution.

If starting with Versal take a look at our Versal Design Process Hub and our
Versal Blogs

------------------------------------------------------------------------------------------------

View solution in original post

0 Kudos