06-17-2014 04:28 PM
I tried to build a custom ip with AXI lite slave and AXI master interface. The ip project is working in synthesis, but failed in implementipn.
The error msg shows :
[Drc 23-20] Rule violation (IOCNT-2) Number of HP/HR IOs - The design contains 230 unplaced High Range-only I/O ports while the target device, xc7z020clg484-1, has 200 remaining available High Range I/O pins. To correct this issue:
1. Ensure you are targeting the correct device and package. Select a larger device or different package if necessary.
2. Check the top-level ports of the design to ensure the correct number of ports are specified.
3. Consider design changes to reduce the number of High Range I/O pins needed.
Since the IO ports of the IP are not mapped to real ios of the zynq, it should be fine with more io than number available on hte chip. How can I figure this out?
06-17-2014 09:33 PM
Depending on the device that you have choose(XC7z020) in this case, there are only a few set of HP/HR IO's available.
The IP that is created by the CIP might be having IO's depending on the IP configuration.
So you will have to remove some of the IP's example ports from connecting I/O for the example design to fit in the target device.
I would suggest that you look at the wrapper of the IP created and figure out the signals that should be going to the IO level.
06-23-2014 10:20 AM
Thanks for your reply.
Could you plz specify more details for the operation of "look at the wrapper of the IP created and figure out the signals that should be going to the IO level"?
06-23-2014 11:58 AM
Some more details of the issue:
The custom ip I built is very simple. It is created by CIP and only contains an AXI lite and AXI full interfaces. (see the plot attached.)
I found a similar issue posted here:
But I didn't understand how to figure it out:
"User will need to remove some of the IP's example ports from connecting I/O for the example design to fit in the target device. For this small device it is more reasonable to use post-crc functionality than SEM IP."
And I have two questions:
1). Is it feasible to create a custom ip with an AXI lite and AXI full interfaces?
2). If it is feasible for such custom ip, how to remove the Rule violation (IOCNT-2)? The solution applied in the post is not clear to me. Please specify the solution in more details.
Thank you very much.
07-02-2014 06:06 PM
I think you might have tried to place and route a design with only a single IP of yours in the block diagram, and with all that AXI bus signals dangling. Otherwise how would your design end up with 230 I/O signals?
Have you looked at Vivado Embedded design tutorial UG940?
07-03-2014 01:58 PM