UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ctelfer
Visitor
657 Views
Registered: ‎05-08-2013

AXI DMA Cyclic Mode Interrupts

Jump to solution

Will any interrupts be generated with the AXI DMA in cyclic mode?  I understand the Completed bit will be ignored in this mode, so how then is the IOC interrupt affected?  Is the interrupt still raised?  If no, is there any other option for having the AXI DMA interrupt while in cyclic mode to signal memory  transfer progress?

Thanks!

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
795 Views
Registered: ‎10-04-2016

Re: AXI DMA Cyclic Mode Interrupts

Jump to solution

Hi @ctelfer,

The IOC interrupt is generated in cyclic mode. It's operation does not differ from non-cyclic Scatter Gather mode.

 

Regards,

 

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
796 Views
Registered: ‎10-04-2016

Re: AXI DMA Cyclic Mode Interrupts

Jump to solution

Hi @ctelfer,

The IOC interrupt is generated in cyclic mode. It's operation does not differ from non-cyclic Scatter Gather mode.

 

Regards,

 

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------

View solution in original post

0 Kudos