We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎08-16-2018

AXI Quad SPI clock configuration

I'm using that IP block with Artix-7 to write data to an SPI flash, I'm having spurious random errors. I tried lowering the clock frequency tying the ext_spi_clk pin to an 8 MHz clock to have in theory 4 MHz SPI clock but I'm suspecting it's not working as it takes the same time as with 30 MHz.

Do I have to do anything else to change the SPI clock?

By the way, if that matters, is the configuration SPI and there is a clock constraint in the configuration file. I wonder if it's possible to have the configuration loaded with the clock specified in the bitstream, then using the SPI with another clock.

0 Kudos