UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie alkoumpa
Newbie
6,170 Views
Registered: ‎06-13-2016

AXI protocol AWREADY question

Jump to solution

Hello everyone,

 

I have a question about the axi protocol that I havent been amble to figure out yet, so any help would be much appreciated!

 

Let's say I have an axi master and an axi slave. Suppose the master issues a read request to the slave.

If the ARREADY signal is set 0 by the slave, what happens to the request from the master?

  1. Does the master keep issuing the request until ARREADY becomes one?
  2. Does the master wait until ARREADY becomes one without sending a new request? 
  3. something else?

 

any help would be much appreciated!

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
11,930 Views
Registered: ‎07-11-2011

Re: AXI protocol AWREADY question

Jump to solution

@alkoumpa

 

As per AXI spec

"The master can assert the ARVALID signal only when it drives valid address and control information. When
asserted, ARVALID must remain asserted until the rising clock edge after the slave asserts the ARREADY signal"

So the master must keep issuing the request until ARREADY becomes one and hence it  waits without sending a new request.

 

Hope this helps

 

-Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
3 Replies
Xilinx Employee
Xilinx Employee
11,931 Views
Registered: ‎07-11-2011

Re: AXI protocol AWREADY question

Jump to solution

@alkoumpa

 

As per AXI spec

"The master can assert the ARVALID signal only when it drives valid address and control information. When
asserted, ARVALID must remain asserted until the rising clock edge after the slave asserts the ARREADY signal"

So the master must keep issuing the request until ARREADY becomes one and hence it  waits without sending a new request.

 

Hope this helps

 

-Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
Newbie alkoumpa
Newbie
6,156 Views
Registered: ‎06-13-2016

Re: AXI protocol AWREADY question

Jump to solution

@vsrunga thanks for the reply! One last question, this protocol applies for all the IPs that use axi, so this is the expected behavior  even for arm, that is if I do a Load Word from arm in an address that is assigned to the fpga/PL and ARREADY is zero, the arm will stall for as long as ARREADY is zero, right?

0 Kudos
Xilinx Employee
Xilinx Employee
6,144 Views
Registered: ‎08-02-2011

Re: AXI protocol AWREADY question

Jump to solution
Yes, that's right.
www.xilinx.com