We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Participant ssankar1
Registered: ‎05-14-2015

Cameral link reciver using Select io Wizard



I am trying to make  a camera link reciver  to get data from a high speed camera using Zynq FPGA The select io wizard in Vivado has a camera link operation . However it doesnt seem to be doing the right thing according to my understanding;. It takes in the differential clock from the camera link . and further divides it by 7 and sends it as the output clock. for the parallel data.


The o/p clock for the parallel data should be of same as freqquency the incoming pixel clock. There was a similar issue discussed in an older forum  for the Camera link transmitter ip.




They had concluded that it is a bug in the IP. 


Can anyone guide me on this.  Should we do the design on our own , or is there some work around .


Also in the camera link reciver IP there is no DDR option. It  greys out and the default is SDR.




0 Kudos
1 Reply
Scholar trenz-al
Registered: ‎11-09-2013

Re: Cameral link reciver using Select io Wizard

cameralink should use SDR this is correct.


we are also doing CL ip core, but no ETA on release date yet

0 Kudos