UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
2,104 Views
Registered: ‎03-23-2015

Connecting MIG DDR3 to Zynq M_AXI_GP1

Software: Vivado 2016.2

HW Platform: XC7Z035-XXXX

 

Hi,

  I have a 512Mbyte DDR3 connected to PL I/O of Zynq.  Bit file generation is OK.  

 

  In Vivado, if this DDR (MIG IP) is connected to PS7 block through axi_interconnect IP 2.1, only lower 256Mbyte is addressable.  Is this limitation of axi_interconnect IP?  There are other IPs sharing this axI_interconnect IP but there is room for 512Mbyte range.

 

  Then I enabled M_AXI_GP1 on PS7 then try to connect MIG IP's AXI slave directly to M_AXI_GP1, to try to bypass limitation of axi_interconnect.  But block diagram editor does not allow me to connect.  Is this because it must go through axi_interconnect?  

 

 Pls advice. Tks

 

Regards,

 

Neo

0 Kudos
3 Replies
Teacher muzaffer
Teacher
2,091 Views
Registered: ‎03-31-2012

Re: Connecting MIG DDR3 to Zynq M_AXI_GP1

@wtneo in the address editor how big is the range assigned to mig ddr? 

the reason you can't connect ps7 to mig directly is probably because ps7 is axi3 and mig is axi4 so you need a protocol translator which the interconnect has as a feature.

- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos
Highlighted
Adventurer
Adventurer
2,084 Views
Registered: ‎03-23-2015

Re: Connecting MIG DDR3 to Zynq M_AXI_GP1

Hi,

  My main objective is to connect MIG directly to PS7 is so that I can access full 512Mbyte.  Is axi_interconnect the restriction why I could only access 256Mbyte?

 

Regards,

 

Neo

0 Kudos
Xilinx Employee
Xilinx Employee
1,894 Views
Registered: ‎02-26-2014

Re: Connecting MIG DDR3 to Zynq M_AXI_GP1

Hi,

 

M_AXI_GP1 address range is 8000_0000 to BFFF_FFFF, make sure that the MIG address range is in this range.

And also see the address editor for any conflicts.

 

Regards,

Ravi

0 Kudos