UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor canaclerio
Visitor
264 Views
Registered: ‎09-18-2019

Create Ready Signal for AXI Lite VIP does not work

Following the commands on page 51 of https://www.xilinx.com/support/documentation/ip_documentation/axi_vip/v1_0/pg267-axi-vip.pdf , I added to this to my testbench.

    axi_lite_vip_mst_t master_agent;   
   
axi_ready_gen rready_gen;

    rready_gen = master_agent.rd_driver.create_ready("rready");
    // set the feature of rready signal. If nothing is done here, default pattern of
    //  ready will be generated
    rready_gen.set_ready_policy(XIL_AXI_READY_GEN_OSC);
    rready_gen.set_low(1);
  
 // send the rready to VIP interface
    master_agent.rd_driver.send_rready(rready_gen);

With the above code, I get the error

ERROR: [VRFC 10-2991] 'set_low' is not declared under prefix 'rready_gen' [C:/Users/src/sim_top.sv:230]

Why? 

I am using a Kintex-7

0 Kudos